Hardware Assurance (HwA) Through the Lifecycle

Raymond C. Shanahan
Office of the Under Secretary of Defense for Research and Engineering
October 24, 2018

Key HwA Terminology and Policy
Key Terminology

Understanding the terms:

- **Hardware Assurance (HwA)** (Defense Acquisition Guidebook (DAG) Chapter 9)
  - The level of confidence that microelectronics (also known as microcircuits, semiconductors, and integrated circuits, including its embedded software and/or intellectual property) function as intended and are free of known vulnerabilities, either intentionally or unintentionally designed or inserted as part of the system's hardware and/or its embedded software and/or intellectual property, throughout the life cycle.

- **Criticality analysis** (DoD Instruction (DoDI) 5200.44)
  - An end-to-end functional decomposition performed by systems engineers to identify mission critical functions and components. Includes identification of system missions, decomposition into the functions to perform those missions, and traceability to the hardware, software, and firmware components that implement those functions. Criticality is assessed in terms of the impact of function or component failure on the ability of the component to complete the system mission(s).

- **Critical components (CCs)** (DoDI 5200.44)
  - A component which is or contains [information and communication technology] ICT, including hardware, software, and firmware, whether custom, commercial, or otherwise developed, and which delivers or protects mission critical functionality of a system or which, because of the system’s design, may introduce vulnerability to the mission critical functions of an applicable system.

HwA in DoD Trusted Systems and Networks (TSN) Strategy and Policy

Promulgated in DoDI 5200.44, requiring:

- Risk management of mission-critical function and CC compromise throughout lifecycle of key systems by utilizing
  - **Criticality Analysis** as the systems engineering process for CC and related risk identification
  - **Countermeasures**, including supply chain risk management, software and **hardware assurance**, secure design patterns
  - **Testing and Evaluation**, to detect hardware and software vulnerabilities
  - **Intelligence analysis** to supplier acquisition strategies

- DoD-unique application-specific integrated circuits (ASICs) must be procured from trusted certified suppliers

- Plans and mitigations documented in program protection and cybersecurity activities
Applicability of HwA

- Applicable systems include:
  - “(1) National security systems as defined in section 3552 of title 44, United States Code. ...
  - (2) Any DoD system with a high impact level for any of the three security objectives (confidentiality, integrity, and availability) in accordance with the system categorization procedures of DoDI 8500.01; or
  - (3) Other DoD information systems that the DoD Component’s acquisition executive or chief information officer, or designee, determines are critical to the direct fulfillment of military or intelligence missions ...” (DoDI 5200.44)

- Examples of microelectronics that may be critical and require HwA protections include vulnerable custom ASICs, programmable logic devices (e.g., Field Programmable Gate Arrays [FPGAs]), microprocessors, Application Specific Standard Products, and memories

How do we identify them and mitigate the risk?
SSE Activity Overview

Technical Baselines

Concept Studies
Design Definition

System Definition (Functional Baseline)

Preliminary Design (Allocated Baseline)

Detailed Design (Product Baseline)

• Protections are identified and integrated into technical baselines
• Analyses are iteratively informed by and informing the design
• Results are documented in the Program Protection Plan (PPP)

Program and System Analyses

Criticality Analysis
• Determine critical functions and components based on critical mission threads
• Identify key suppliers

CPI Analysis
• Identify capability elements providing a U.S. technological advantage
• Conduct horizontal analysis

Information Analysis
• Properly apply classification and marking procedures
• Implement required info protections

Assess SSE risks based on program/system analyses and identified threats/vulnerabilities

Determine candidate protections to address vulnerabilities. Utilize protections from across SSE specialties (e.g., anti-tamper (AT), HwA, cybersecurity) and security specialties (e.g., physical security, operations security)

Contractor
Implement SSE in design, development:
• Respond to SSE requirements
• Assess security risks during design review and system implementation

Verification & Validation
Conduct V&V:
• Evaluate AT protections
• Assess hardware and software vulnerabilities
• Verify SSE reoms (Contractor, DT&E, OT&E)

Threat and Vulnerability Assessments
Identify threats and vulnerabilities related to:
• Mission-critical functions/components
• Critical Program Information
• Key info about the program and system (emphasis on technical information)

Establish protection measures
• System security requirements
• Identify acquisition mitigations
• Further analyses necessary

Conduct engineering risk/cost trade-off analyses

Program and System Analyses

Criticality Analysis
• The primary method for a program to identify mission critical functions and components
  – Mission-critical functions: “functions of the systems that, if corrupted or disabled, would likely lead to mission failure or degradation”
  – Mission-critical components: “primary elements (hardware, software, and firmware) of the system that implement mission-critical functions”
  – Only applies to information and communications technology (ICT)

Step 1: Identify Mission Capabilities

Step 2: Identify Critical Functions

Step 3: Map Critical Functions

Step 4: Assign Criticality Levels

Step 5: Identify Suppliers

Level I
Total Mission Failure
Failure that results in total compromise of mission capability.

Level II
Significant/Unacceptable Degradation
Failure that results in unacceptable compromise of mission capability or significant mission degradation.

Level III
Partial/Acceptable
Failure that results in partial compromise of mission capability or partial mission degradation.

Level IV
Negligible
Failure that results in little or no compromise of mission capability.

Distribution Statement A: Approved for public release. Distribution is unlimited. DOPSR Case #18-S-2409
Many Supply Chain Risks Related to HwA to Consider

- **Fraudulent Product**: Counterfeit and other than genuine and new devices from the legally authorized source including relabeled, recycled, cloned, defective, out-of-spec, etc.

- **Malicious Insertion**: The intentional insertion of malicious hard/soft coding, or defect to enable physical attacks or cause mission failure; includes logic bombs, Trojan “kill switches” and backdoors for unauthorized control and access to logic and data.

- **Anti-Tamper**: Unauthorized extraction of sensitive intellectual property using reverse engineering, side channel scanning, runtime security analysis, embedded system security weakness, etc.

- **Quality Escape**: Product defect/inadequacy introduced either through mistake or negligence during design, production, and post-production handling resulting in the introduction of deficiencies, vulnerabilities, and degraded life-cycle performance.

- **Reliability Failure**: Mission failure in the field due to environmental factors unique to military and aerospace environment factors such as particle strikes, device aging, hot-spots, electro-magnetic pulse, etc.

- **Emerging Threats**: New threats, counterfeit trends, security attacks, and trust issues that combine two or more threats.

Proposition: Risk assessment approach must be integrated to address all

**HwA Across the Lifecycle**
### HwA Lifecycle Risk/Mitigation

- Assurance risks associated with HwA lifecycle phases include:
  - Design risks: most closely associated with functions of the design process, Electronic Design Automation (EDA) tools, and intellectual property (IP)
  - Hardware risks: physical risks associated with hardware development and manufacture
  - Logistics risks: targeting of supply chain, to include transportation, counterfeit, theft, etc.

### HwA Considerations for COTS CCs

- Commercial off-the-shelf (COTS) components that perform critical functions require risk mitigation once end use becomes apparent to supply chain
  - Acquire from Original Equipment Manufacturers (OEMs) or its authorized distributors
  - Maintain chain of custody control
  - For programmable logic devices, i.e., FPGAs, control device access and limit programming to cleared personnel
  - DLA sourcing decisions should be managed with program office engineering support

- Employ supply chain risk management (SCRM) countermeasures
  - Obfuscate intended end by acquiring anonymously from OEM or authorized distributors
  - Employ anti-counterfeit business practices
  - Once fielded limit access/repair to cleared personnel

- Networks and Information systems employ mostly COTS
  - Cryptologic devices are most notorious exception
  - Often acquired by DISA, GSA, and others as finished consumer products
  - From a HwA perspective, typically comprised of few if any CCs, although depending on criticality, its servers, routers and switches are potential targets for malicious insertion
HwA Across the Acquisition Lifecycle

- **Technology Development**
  - Document probable CCs and potential countermeasures
  - Plan life-cycle sustainment of proposed technologies

- **Engineering & Manufacturing Development**
  - Protect CCs by implementing appropriate techniques

- **Production & Deployment**
  - Control product baseline for Class 1 configuration changes

- **Operations & Support**
  - Manage CCs life-cycle and configuration

---

PPP Data/Info by Lifecycle Phase

<table>
<thead>
<tr>
<th>Material Solution Analysis</th>
<th>Technology Maturation &amp; Risk Reduction</th>
<th>Engineering &amp; Manufacturing Development</th>
<th>Production &amp; Deployment/Operations &amp; Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>Critical Functions/CCs</td>
<td>System-level: Identify initial CCs, critical functions, and risk mitigation approach</td>
<td>System-level: Before PDR, ensure the identification of all critical functions, known CCs, and product risk mitigations. Component-level: For known Level I/II CCs, consider acceptance inspection/test to mitigate risk of malicious functionality and counterfeit insertion and/or other risk-based mitigations</td>
<td>System-level: Update HwA approach by CDR* identifying all CCs and risk mitigations. Post-CDR, conduct verification test for malicious functionality Component-level: For Level I/II CCs, consider acceptance test to mitigate risk of malicious code and counterfeit and/or other risk-based mitigations</td>
</tr>
</tbody>
</table>

**Legend:**
- Milestone Decision
- Decision Point
- SE Technical Review

* CC= Critical Component, PDR = Preliminary Design Review, CDR = Critical Design Review, FRP = Full-Rate Production, DMSMS = Diminishing Manufacturing Sources and Material Shortages

---

Distribution Statement A: Approved for public release. Distribution is unlimited. DOPSR Case #18-S-2409
Configuration Management (CM) Process

Microelectronics CC Criteria
- Initially tracked as CC functions
- Bill of materials populated as parts selection made
- Reporting to SE or Engineering Support Activity (ESA) for approval/management
- Special Procedures Code assignment

Microelectronics Controlled Items
- Initially tracked as CC functions
- Bill of materials populated as parts selection made
- Reporting to SE or Engineering Support Activity (ESA) for approval/management
- Special Procedures Code assignment

Life-Cycle Sustainment
- Organic Inventory Reassignment
- Contractor Logistic Support

DMSMS and HwA Risk

- Any Integrated Circuit (IC) will have a long-term likelihood of becoming obsolete and/or commercially insupportable and/or unavailable
  - For example, the likelihood of an aftermarket COTS IC being counterfeited or cloned is substantial (and highly targetable by adversaries)
- Consequently, DMSMS risks to CCs, whether custom or COTS ICs and electronics assemblies, must be continually monitored and mitigations identified

Likelihood
Consequence

III III I I

R2
R1
Joint Federated Assurance Center (JFAC) Support for HwA

JFAC Provider Capabilities

Software Assurance (SwA) and HwA Requirements Support:
Identification of applicable SwA and HwA requirements from policy, standards, instructions, and guidance

Knowledge Source:
Identification of applicable SwA and HwA assessments and attack information from assessment databases

Subject Matter Experts (SMEs):
SSE support during lifecycle, e.g., secure architecture and design, criticality analysis techniques, SCRM, system engineering technical review (SETR) criteria, sustainment support, etc.

Third Party Assessment:
Assistance in program evaluation and risk assessments, including bitstream analysis, hardware functional verification, static source code analysis, dynamic binary analysis, static binary analysis, web application analysis, database analysis, and mobile application analysis

PPP & SSE Planning:
Assistance with PPP development and the planning of SSE activities and countermeasures, to include SwA and HwA

Contract Assistance:
Assist programs with the development of SwA and HwA contract language for RFPs and Contract Data Requirements Lists

Metrics Assistance:
Assist programs with the identification, benchmarking, and collection of SwA and HwA related metrics (contract, progress, Technical Performance Measures, …)

Distribution Statement A: Approved for public release. Distribution is unlimited. DOPSR Case #18-S-2409
## Example JFAC HwA Service Levels

<table>
<thead>
<tr>
<th>Levels of Assurance</th>
<th>Standards &amp; Best Practices</th>
<th>Modeling &amp; Analysis</th>
<th>Hardware Assessment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Special or Program Specific</td>
<td>3</td>
<td>1 – JFAC Lab Design Verification</td>
<td>1 – JFAC Lab Physical Verification</td>
</tr>
<tr>
<td>Specialized JFAC Lab Service</td>
<td>2</td>
<td>2 – JFAC Design Simulations/Modeling</td>
<td>2 – JFAC Lab Functional Verification</td>
</tr>
<tr>
<td>Core JFAC Lab Service</td>
<td></td>
<td>2 – JFAC SCRM Analysis</td>
<td>2 – JFAC Lab Functional Screening</td>
</tr>
<tr>
<td>Available for Primes (T&amp;AM Provided &amp; JFAC Vetted)</td>
<td></td>
<td>2 – JFAC Developed/Vetted Best Practices</td>
<td>2 – JFAC Developed/Vetted Process</td>
</tr>
<tr>
<td>Base Assurance / Commercially Available (JFAC Vetted)</td>
<td>1</td>
<td>3 – Commercial/Industry Standards (JFAC Vetted)</td>
<td>3 – Commercial/Industry Tools (JFAC Vetted)</td>
</tr>
</tbody>
</table>

**Going Forward**
# Advance HwA

## Enhance HwA
- Define levels of assurance and mitigations
- Identify attacks, and develop mitigations across the lifecycle (Not always 1-to-1 relationship)
- Establish/expand relationships with vendors in support of enhancing assurance of their products, e.g., co-development and/or vetting of next generation products, as well as their enterprise, e.g., SDEs
- Foster early acquisition program planning for HwA and SwA; design with security and assurance in mind

## Focus and Align
- Collaboration with stakeholders to leverage and align FPGA assurance and broader related microelectronics and assurance initiatives
- Assess current investments and determine roadmap to address gaps
- Provide cloud-based secure design environments and consolidated knowledge and assessment repositories
- Enhance weapon system programs’ connection to assurance community and industry
- Foster alliances with SwA and other SSE-related efforts
- Increase industry and commercial involvement for innovation in procedures, tools, and IP and standards development

## Policy and Guidance
- Policy, guidance, and standards framework
- DoDI 5200.44
- New DoD Directive (DoDD) for Microelectronics
- PPP Outline and Guidance (O&G)
- HwA Program Managers Guide (PMG), including contracting language
- HwA Technical Implementation Guide (TIG)
- Industry-led commercial standards
- Alignment to industry standards, guidance and best practices

## Supply Chain Assurance
- Supply chain assurance across lifecycle
- Bill of Material (BOM) analysis
- Component selection to increase DoD economies of scale and assurance
- Counterfeit/clone prevention
- DMSMS/obsolescence
- Handling of CCs in accordance with DoD Manual (DoDM) 4140.01, Volume 11
- Contracting language for SCRM, to include flow-down to subs

# Program Engagement

- **Support USG acquisition and weapon system programs incorporation of assurance:**
  - Implement expectations in requirements, planning, and contracting
    - Define formal levels of assurance and associated protection
  - Provide more comprehensive guidance in contracting language
    - For example, support “acquire to verify” – ensure that programs and contractors (prime and sub) consider information or data acquisition that provide the USG information needed for verification and validation or future Operations and Maintenance support
  - Foster early planning for HwA and SwA; design with security and assurance in mind
  - Communicate strategy to programs for common articulation of vulnerabilities and weaknesses, capabilities, and countermeasures
  - Ensure FPGA/System on Chip (SOC) (and all microelectronics) assurance is supported in PPP
  - Provide access to JFAC and discipline specialists throughout the lifecycle, e.g., SETRs
Industry Engagement

- Leverage industry, to include FFRDCs and associations, and academia
  - Develop policy and guidance for common articulation of vulnerabilities and weaknesses, capabilities and countermeasures
  - Co-development of next generation COTS with DoD capabilities and assurance considered
  - Industry-led development of commercial standards to be implemented by vendors for assurance of both supply chain and components
  - Ensure DoD strategies – including microelectronics and FPGAs/SOCs – can evolve in practical relationship with the commercial sector
  - Explore vendor-driven standards and best practices that can positively support DoD interests and requirements
  - Engage industry to create new tools and upgrade existing ones to support easier formal V&V and synthesis verification options
  - Collaborate in IP vetting efforts and working towards access-controlled third party IP repository
  - Establish stronger JFAC-vendor relationships that allow access to design, manufacturing details, and revision data to ensure JFAC remains technically current

Government Engagement

- Example USG engagements include:
  - DoD Trusted and Assured Microelectronics (T&AM)/Microelectronics Innovation for National Security and Economic Competiveness (MINSEC)
  - JFAC Service Providers
  - Defense Advanced Research Projects Agency programs
  - Printed Circuit Board and Interconnect Technology Executive Agent related technology development
  - Intelligence Advanced Research Projects Activity programs
  - Strategic Radiation-Hardened Electronics Council (SRHEC)
  - Nuclear Enterprise Assurance Steering Group (NEASG)
  - Office of Management and Budget and other White House-sponsored activities

There are many USG, industry, and academic efforts in this and related areas to leverage
For Additional Information

Ray Shanahan
Office of the Under Secretary of Defense
Research and Engineering
571-372-6558 | raymond.c.shanahan.civ@mail.mil